CVE-2023-5138

Glitch detection not active by default in Silicon Labs Secure Vault High devices

CVSS 6.8 MEDIUMEPSS 0.3%CWE-1319

Glitch detection is not enabled by default for the CortexM33 core in Silicon Labs secure vault high parts EFx32xG2xB, except EFR32xG21B.

CVSS:3.1/AV:P/AC:L/PR:N/UI:N/S:U/C:H/I:H/A:H

Affected products

Want to know if your infrastructure is exposed to this?

References